YAN ZHOU (Graduate Student Member, IEEE)

"}],"authorList_cn":[{"deceased":false,"xref":"1","orcid":"0009-0003-3481-1389","name_cn":"YAN ZHOU","xref_en":"1","name_en":"YAN ZHOU"},{"deceased":false,"xref":"1, 2","orcid":"0000-0003-2303-9162","name_cn":"JUN WANG","email":"jun_wang@fudan.edu.cn","xref_en":"1, 2","name_en":"JUN WANG"}],"authorNotesCorresp_en":["JUN WANG (e-mail: jun_wang@fudan.edu.cn)."],"referenceList":[{"sourceEn":"Proc. IEEE Int. Symp. High Perform. Comput. Archit.","publicationType":"journal","id":"b1","label":"[1]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"T. Vijayaraghavan","personType":"author"},{"personType":"author"}],"content":"T. Vijayaraghavan et al., “Design and analysis of an APU for exascale computing,” in Proc. IEEE Int. Symp. High Perform. Comput. Archit., Feb. 2017, pp. 85-96."}]},{"sourceEn":"Proc. IEEE/ACMInt. Conf. Comput.-Aided Des.","publicationType":"journal","id":"b2","label":"[2]","nian":2017,"citedCount":0,"citationList":[{"personList":[{"name":"D. Stow","personType":"author"},{"name":"Y. Xie","personType":"author"},{"name":"T. Siddiqua","personType":"author"},{"name":"G. H. Loh","personType":"author"}],"content":"D. Stow, Y. Xie, T. Siddiqua, and G. H. Loh, “Cost-effective design of scalable high-performance systems using active and passive interposers,” in Proc. IEEE/ACMInt. Conf. Comput.-Aided Des., Irvine, CA, USA, 2017, pp. 728-735, doi: 10.1109/ICCAD.2017.8203849."}]},{"sourceEn":"Proc. IEEE Int. Solid-State Circuits Conf.","publicationType":"journal","id":"b3","label":"[3]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"S. Naffziger","personType":"author"},{"name":"K. Lepak","personType":"author"},{"name":"M. Paraschou","personType":"author"},{"name":"M. Subramony","personType":"author"}],"content":"S. Naffziger, K. Lepak, M. Paraschou, and M. Subramony, “2.2 AMD chiplet architecture for high-performance server and desktop products,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2020, pp. 44-45."}]},{"sourceEn":"May 2022","publicationType":"journal","id":"b4","label":"[4]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"R. Agarwal","personType":"author"},{"personType":"author"}],"content":"R. Agarwal et al., “3D packaging for heterogeneous integration,” in Proc. IEEE 72nd Electron. Compon. Technol. Conf., May 2022, pp. 1103-1107."}]},{"sourceEn":"IEEE Des. Test","publicationType":"journal","id":"b5","label":"[5]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"R. Munoz","personType":"author"}],"content":"R. Munoz, “Furthering Moore’s law integration benefits in the chiplet era,” IEEE Des. Test, vol. 41, no. 1, pp. 81-90, Feb. 2024."}]},{"sourceEn":"Proc. Des., Automat. Test Europe Conf. Exhib.","publicationType":"journal","id":"b6","label":"[6]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"G. H. Loh","personType":"author"},{"name":"R. Swaminathan","personType":"author"}],"content":"G. H. Loh and R. Swaminathan, “The next era for chiplet innovation,” in Proc. Des., Automat. Test Europe Conf. Exhib., Apr. 2023, pp. 1-6."}]},{"sourceEn":"Nature Electron.","publicationType":"journal","id":"b7","label":"[7]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"D. Das Sharma","personType":"author"},{"name":"R. V.Mahajan","personType":"author"}],"content":"D. Das Sharma and R. V.Mahajan, “Advanced packaging of chiplets for future computing needs,” Nature Electron., vol. 7, no. 6, pp. 425-427, Jun. 2024."}]},{"sourceEn":"Nature Electron.","publicationType":"journal","id":"b8","label":"[8]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"D. Das Sharma","personType":"author"},{"name":"G. Pasdast","personType":"author"},{"name":"S. Tiagaraj","personType":"author"},{"name":"K. Aygün","personType":"author"}],"content":"D. Das Sharma, G. Pasdast, S. Tiagaraj, and K. Aygün, “Highperformance, power-efficient three-dimensional system-in-package designs with universal chiplet interconnect express,” Nature Electron., vol. 7, no. 3, pp. 244-254, Mar. 2024."}]},{"sourceEn":"“Creative design and structure applied to chiplets packaging,”","publicationType":"journal","id":"b9","label":"[9]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"C.-C. Wang","personType":"author"},{"personType":"author"}],"content":"C.-C. Wang et al., “Creative design and structure applied to chiplets packaging,” in Proc. IEEE 73rd Electron. Compon. Technol. Conf., May 2023, pp. 1353-1358."}]},{"sourceEn":"AnandTech","publicationType":"online","id":"b10","label":"[10]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"I. Cutress","personType":"author"}],"content":"I. Cutress, “Intel’s interconnected future: Combining chiplets, EMIB, and foveros,” AnandTech, Apr. 17, 2019. Accessed:Dec. 17, 2023.[Online]. Available: https://www.anandtech.com/show/14211/intelsinterconnected-future-chipslets-emib-foveros","url":"https://www.anandtech.com/show/14211/intelsinterconnected-future-chipslets-emib-foveros"}]},{"sourceEn":"“Die embedding challenges for EMIB advanced packaging technology,”","publicationType":"journal","id":"b11","label":"[11]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"G. Duan","personType":"author"},{"name":"Y. Kanaoka","personType":"author"},{"name":"R. McRee","personType":"author"},{"name":"B. Nie","personType":"author"},{"name":"R. Manepalli","personType":"author"}],"content":"G. Duan, Y. Kanaoka, R. McRee, B. Nie, and R. Manepalli, “Die embedding challenges for EMIB advanced packaging technology,” in Proc. IEEE 71st Electron. Compon. Technol. Conf., Jun. 2021, pp. 1-7."}]},{"sourceEn":"“Embedded multi-die interconnect bridge (EMIB)- A high density, high bandwidth packaging interconnect,”","publicationType":"journal","id":"b12","label":"[12]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"R. Mahajan","personType":"author"},{"personType":"author"}],"content":"R. Mahajan et al., “Embedded multi-die interconnect bridge (EMIB)- A high density, high bandwidth packaging interconnect,” in Proc. IEEE 66th Electron. Compon. Technol. Conf., May 2016, pp. 557-565."}]},{"sourceEn":"in Proc. IEEE Elect. Des. Adv. Packag. Syst. Symp.","publicationType":"journal","id":"b13","label":"[13]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"R. Viswanath","personType":"author"},{"name":"A. Chandrasekhar","personType":"author"},{"name":"S. Srinivasan","personType":"author"},{"name":"Z. Qian","personType":"author"},{"name":"R. Mahajan","personType":"author"}],"content":"R. Viswanath, A. Chandrasekhar, S. Srinivasan, Z. Qian, and R. Mahajan, “Heterogeneous SoC integration with EMIB,” in Proc. IEEE Elect. Des. Adv. Packag. Syst. Symp., Dec. 2018, pp. 1-3."}]},{"sourceEn":"May 2022","publicationType":"journal","id":"b14","label":"[14]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"Y. Cho","personType":"author"},{"name":"K. Lee","personType":"author"},{"name":"K. Hwang","personType":"author"},{"name":"H. Lee","personType":"author"},{"name":"Y. Im","personType":"author"},{"name":"M. Kim","personType":"author"}],"content":"Y. Cho, K. Lee, K. Hwang, H. Lee, Y. Im, and M. Kim, “Thermal perspective design analysis of 3D stacked chip integrated by TSV, Micro-bump and TMV with SOC,” in Proc. 21st IEEE Intersociety Conf. Thermal Thermomechanical Phenomena Electron. Syst., May 2022, pp. 1-6."}]},{"sourceEn":"Orlando, FL, USA","publicationType":"journal","id":"b15","label":"[15]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"P. Gupta","personType":"author"},{"personType":"author"}],"content":"P. Gupta et al., “Reference thermal chips for 2D and 3D co-packaging process development,” in Proc. IEEE 73rd Electron. Compon. Technol. Conf., Orlando, FL, USA, May 2023, pp. 2160-2165."}]},{"sourceEn":"Aug. 2018","publicationType":"journal","id":"b16","label":"[16]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"Y. Zhang","personType":"author"},{"name":"J. Wang","personType":"author"},{"name":"S. Yu","personType":"author"}],"content":"Y. Zhang, J. Wang, and S. Yu, “Thermal stress analysis and design guidelines for through silicon via structure in 3D IC integration,” in Proc. 19th Int. Conf. Electron. Packag. Technol., Aug. 2018, pp. 883-885."}]},{"sourceEn":"Proc. Int. Conf. Electron. Packag.","publicationType":"journal","id":"b17","label":"[17]","nian":2024,"citedCount":0,"citationList":[{"personList":[{"name":"T. -Y. Chen","personType":"author"},{"name":"D. -L. Chen","personType":"author"},{"name":"F. Chiu","personType":"author"},{"name":"C. -C. Wang","personType":"author"},{"name":"C. -P. Hung","personType":"author"}],"content":"T. -Y. Chen, D. -L. Chen, F. Chiu, C. -C. Wang, and C. -P. Hung, “Investigation into the impact of layout design on thermal performance in embedded-die packages,” in Proc. Int. Conf. Electron. Packag., Toyama, Japan, 2024, pp. 249-250, doi: 10.23919/ICEP61562.2024.10535653."}]},{"sourceEn":"IEEE Trans. Compon. Packag. Manuf. Technol.","publicationType":"journal","id":"b18","label":"[18]","nian":0,"citedCount":0,"citationList":[{"personList":[{"name":"R. Mahajan","personType":"author"},{"personType":"author"}],"content":"R. Mahajan et al., “Embedded multidie interconnect bridge—A localized, high-density multichip packaging interconnect,” IEEE Trans. Compon. Packag. Manuf. Technol., vol. 9, no. 10, pp. 1952-1962, Oct. 2019."}]}],"journal":{"issn":"2995-1968","qiKanWangZhi":"//www.sghhindu.com/www.qk/ics","qiKanMingCheng_CN":"Integrated Circuits and Systems","id":22,"qiKanMingCheng_EN":"Integrated Circuits and Systems"},"authorList":[{"deceased":false,"xref":"1","orcid":"0009-0003-3481-1389","name_cn":"YAN ZHOU","xref_en":"1","name_en":"YAN ZHOU"},{"deceased":false,"xref":"1, 2","orcid":"0000-0003-2303-9162","name_cn":"JUN WANG","email":"jun_wang@fudan.edu.cn","xref_en":"1, 2","name_en":"JUN WANG"}],"affList_en":["1 Department of Materials Science, Fudan University, Shanghai 200437, China","2 Yiwu Research Institute of Fudan University, Yiwu 322000, P. R. China"],"authorNotes_en":["JUN WANG (e-mail: jun_wang@fudan.edu.cn)."],"fundList_en":["National Natural Science Foundation of China under Grant(61774044)","Ministry of Education (MOE) Innovation Platform"],"article":{"juan":"2","endNoteUrl_en":"https://www.qk.sjtu.edu.cn/ics/EN/article/getTxtFile.do?fileType=EndNote&id=50721","bibtexUrl_cn":"//www.sghhindu.com/www.qk/ics/CN/article/getTxtFile.do?fileType=BibTeX&id=50721","articleType":"A","abstractUrl_en":"https://www.qk.sjtu.edu.cn/ics/EN/10.23919/ICS.2025.3547674","qi":"1","id":50721,"nian":2025,"bianHao":"1761126808258-2079518548","juanUrl_en":"https://www.qk.sjtu.edu.cn/ics/EN/Y2025","shouCiFaBuRiQi":"2025-10-22","qiShiYe":"28","accepted":"2025-02-27","received":"2025-01-01","qiUrl_cn":"https://www.qk.sjtu.edu.cn/ics/CN/Y2025/V2/I1","pdfSize":"2231KB","risUrl_cn":"//www.sghhindu.com/www.qk/ics/CN/article/getTxtFile.do?fileType=Ris&id=50721","doi":"10.23919/ICS.2025.3547674","jieShuYe":"35","keywordList_en":["3-D integration","chiplet packaging","embedded multi-die interconnect bridge (EMIB)","thermo-mechanical reliability","thermal stress analysis","copper micro-bumps"],"endNoteUrl_cn":"//www.sghhindu.com/www.qk/ics/CN/article/getTxtFile.do?fileType=EndNote&id=50721","zhaiyao_en":"

This study presents a comprehensive thermal stress analysis of critical components in an embedded multi-die interconnect bridge (EMIB) within a chiplet package using finite element analysis (FEA). We systematically evaluated key design parameters—including bump diameter-to-pitch ratios, bump distribution patterns, EMIB thickness, number of EMIBs, and aspect ratios—to assess their impact on stresses. An ABAQUS-based FEA model was used to simulate thermal loading with a 165 °C temperature increase. The results indicate that a bump diameter-to-pitch ratio of 0.3 optimizes stress distribution, while a peripheral bump arrangement is superior in stress reduction compared to other patterns. Thinner EMIBs linearly reduce maximum principal stress, whereas multiple EMIBs and aspect ratio variations have minimal effects. These findings offer practical guidelines for optimizing EMIB design in chiplet packages, emphasizing the importance of bump geometry, distribution patterns, and EMIB thickness for improved reliability.

","bibtexUrl_en":"https://www.qk.sjtu.edu.cn/ics/EN/article/getTxtFile.do?fileType=BibTeX&id=50721","abstractUrl_cn":"https://www.qk.sjtu.edu.cn/ics/CN/10.23919/ICS.2025.3547674","juanUrl_cn":"https://www.qk.sjtu.edu.cn/ics/CN/Y2025","lanMu_en":"Special Issue Papers","qiUrl_en":"//www.sghhindu.com/www.qk/ics/EN/Y2025/V2/I1","risUrl_en":"https://www.qk.sjtu.edu.cn/ics/EN/article/getTxtFile.do?fileType=Ris&id=50721","title_en":"Thermal Stress Analysis and Key Influencing Factors for the EMIB in Chiplet Packaging","revised":"2025-02-14","hasPdf":"true"},"authorList_en":[{"deceased":false,"xref":"1","orcid":"0009-0003-3481-1389","name_cn":"YAN ZHOU","xref_en":"1","name_en":"YAN ZHOU"},{"deceased":false,"xref":"1, 2","orcid":"0000-0003-2303-9162","name_cn":"JUN WANG","email":"jun_wang@fudan.edu.cn","xref_en":"1, 2","name_en":"JUN WANG"}]}">

Thermal Stress Analysis and Key Influencing Factors for the EMIB in Chiplet Packaging

YAN ZHOU, JUN WANG

Integrated Circuits and Systems››2025, Vol. 2››Issue (1): 28-35.

PDF(2231 KB)
PDF(2231 KB)
Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (1) : 28-35. DOI: 10.23919/ICS.2025.3547674
Special Issue Papers

Thermal Stress Analysis and Key Influencing Factors for the EMIB in Chiplet Packaging

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}.{{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 2(1): 28-35 https://doi.org/10.23919/ICS.2025.3547674

References

List(Publishing order|Descend order by publishing year|Descend order by cited within) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(2231 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉

Baidu
map